

Wrap-Up

Part 1: Timing Analysis

Tuan Nguyen-viet

Simulation **without** SDF and **without** Testbench

Questa

```
vsim -novopt sync_fifo -L unisims_ver glbl
```

```
Vivado% write_verilog -mode funcsim cnt16_netlist.v
```

```
1 vlib work
2 vmap work work
3 vlog sync_fifo_netlist.v
4 vsim -novopt sync_fifo -L unisims_ver glbl
5 add wave -r /*
6 add list -r /*
7
8 force -freeze clk 0 0, 1 {25 ps} -r 50
9 force reset 1
10 run 10
11 force input_data f5
12 run 10
13 force reset 0
14 run 10
15 force reset 1
16 run 10
17 force wr_en 1
18 run 10
19 force input_data 3f
20 run 100
21 force reset 0
22 run 300
23 force reset 1
24 force rd_en 1
25 run 400
26 force reset 0
27 run 200
```


Simulation with SDF and without Testbench

Questa

```
vsim -novopt sync_fifo -sdfmax postSynth.sdf -sdfnoerror -L simprims_ver gbl
```

- Note:

- postSynth.sdf -> full path to SDF file to apply delays only to netlist module

- sdfmax -> optionally used with -sdfmin or -sdftyp

- sdfnoerror -> reduce *SDF errors to warnings*, to enable simulation with missing hold times, etc.

- L simprims_ver -> library of Verilog models only.

```
# Output Verilog netlist + SDC for timing simulation:  
write_verilog -mode timesim -sdf_anno true postSynth_netlist.v
```

```
1 vlib work
2 vmap work work
3 vlog postSynth_netlist.v
4 vsim -novopt sync_fifo -sdfmax postSynth.sdf -sdfnoerror -L simprims_ver glbl
5 add wave -r /*
6 add list -r /*
7
8 force -freeze clk 0 0, 1 {25 ps} -r 50
9 force reset 1
10 run 10
11 force input_data f5
12 run 10
13 force reset 0
14 run 10
15 force reset 1
16 run 10
17 force wr_en 1
18 run 10
19 force input_data 3f
20 run 100
21 force reset 0
22 run 300
23 force reset 1
24 force rd_en 1
25 run 400
26 force reset 0
27 run 200
```


Simulation with SDF and Testbench

Questa

```
vsim -novopt work.sync_fifo_tb -sdfmax /dut=postSynth.sdf -sdfnoerror -L  
simprims_ver gbl
```

- Note:

`/UUT=netlist.sdf` -> Apply delays only to design (UUT) within the testbench.

`-sdfmax` -> Can also be used with `-sdfmin` or `-sdftyp` if needed.

Standard toolbar with icons for file operations, simulation, and search. Search field: Search: []

ColumnLayout: AllColumns

sim - Default

Instance	Design unit
sync_fifo_tb	sync_fifo_tb
#INITIAL#68	sync_fifo_tb
#ALWAYS#84	sync_fifo_tb
dut	sync_fifo
gbl	gbl
#ASSIGN#853	gbl
#ASSIGN#889	gbl
#ASSIGN#890	gbl
#ASSIGN#891	gbl
#ASSIGN#892	gbl
#INITIAL#894	gbl
#INITIAL#908	gbl
#vsim_capacity#	

Objects

- clk
- reset
- wr_en
- rd_en
- input_data
- empty
- full
- output_data
- stop_the_dock
- i
- rdata

List - Default

ps	delta	/sync_fifo_tb/clk	/sync_fifo_tb/reset	/sync_fifo_tb/wr_en	/sync_fifo_tb/rd_en	/sync_fifo_tb/empty	/sync_fifo_tb/full	/sync_fifo_tb/output_data	/sync_fifo_tb/stop_the_dock	/sync_fifo_tb/input_data
0	+0	1'hx	1'hx	1'hx	1'hx	8'hxx	1'hx	1'hx	8'hxx	
0	+1	1'hx	1'hx	1'hx	1'hx	8'hxx	1'hx	1'hx	8'hxx	
0	+2	1'h1	1'h1	1'h0	1'h0	8'hxx	1'hx	1'hx	8'hxx	
0	+3	1'h1	1'h1	1'h1	1'h0	8'h09	1'hx	1'hx	8'hxx	
0	+4	1'h1	1'h1	1'h1	1'h0	8'h09	1'hx	1'hx	8'hxx	
10	+0	1'h0	1'h1	1'h1	1'h0	8'h09	1'hx	1'hx	8'hxx	
10	+1	1'h0	1'h1	1'h1	1'h0	8'h09	1'hx	1'hx	8'hxx	
20	+0	1'h1	1'h0	1'h1	1'h0	8'h09	1'hx	1'hx	8'hxx	
20	+1	1'h1	1'h0	1'h1	1'h1	8'h0d	1'hx	1'hx	8'hxx	
20	+2	1'h1	1'h0	1'h1	1'h1	8'h0d	1'hx	1'hx	8'hxx	
30	+0	1'h0	1'h0	1'h1	1'h1	8'h0d	1'hx	1'hx	8'hxx	
30	+1	1'h0	1'h0	1'h1	1'h1	8'h0d	1'hx	1'hx	8'hxx	
40	+0	1'h1	1'h0	1'h1	1'h1	8'h0d	1'hx	1'hx	8'hxx	
40	+1	1'h1	1'h0	1'h0	1'h1	8'h01	1'hx	1'hx	8'hxx	
40	+2	1'h1	1'h0	1'h0	1'h1	8'h01	1'hx	1'hx	8'hxx	
50	+0	1'h0	1'h0	1'h0	1'h1	8'h01	1'hx	1'hx	8'hxx	
50	+1	1'h0	1'h0	1'h0	1'h1	8'h01	1'hx	1'hx	8'hxx	
60	+0	1'h1	1'h0	1'h0	1'h1	8'h01	1'hx	1'hx	8'hxx	
60	+1	1'h1	1'h0	1'h1	1'h1	8'h76	1'hx	1'hx	8'hxx	

390 lines

Library Project sim

Wave List

Transcript

```
[840] clk i = 41 rd_en=1 rdata=Uxx
[840] clk i = 42 wr_en = 1 data_in=0xb5
[860] clk i = 43 wr_en = 0 data_in=0xd0
[860] clk i = 43 rd_en=1 rdata=0xx
[880] clk i = 43 rd_en=0 rdata=0xx
[880] clk i = 44 wr_en = 0 data_in=0xab
[900] clk i = 45 wr_en = 0 data_in=0xfd
```

sim - Default

Instance	Design unit
sync_fifo_tb	sync_fifo_tb
#INITIAL#68	sync_fifo_tb
#ALWAYS#84	sync_fifo_tb
dut	sync_fifo
gbl	gbl
#ASSIGN#853	gbl
#ASSIGN#889	gbl
#ASSIGN#890	gbl
#ASSIGN#891	gbl
#ASSIGN#892	gbl
#INITIAL#894	gbl
#INITIAL#908	gbl
#vsim_capacity#	

Objects

- ck
- reset
- wr_en
- rd_en
- input_data
- empty
- full
- output_data
- stop_the_clock
- i
- rdata

List - Default

ps	delta	/sync_fifo_tb/clk	/sync_fifo_tb/empty	/sync_fifo_tb/i	/sync_fifo_tb/rdata
10	+1	1'h0	1'h1	1'h1	1'h0
20	+0	1'h1	1'h0	1'h1	1'h0
20	+1	1'h1	1'h0	1'h1	1'h1
20	+2	1'h1	1'h0	1'h1	1'h1
30	+0	1'h0	1'h0	1'h1	1'h1
30	+1	1'h0	1'h0	1'h1	1'h1
40	+0	1'h1	1'h0	1'h1	1'h1
40	+1	1'h1	1'h0	1'h0	1'h1
40	+2	1'h1	1'h0	1'h0	1'h1
50	+0	1'h0	1'h0	1'h0	1'h1
50	+1	1'h0	1'h0	1'h0	1'h1
60	+0	1'h1	1'h0	1'h0	1'h1
60	+1	1'h1	1'h0	1'h1	1'h1
60	+2	1'h1	1'h0	1'h1	1'h1
70	+0	1'h0	1'h0	1'h1	1'h1
70	+1	1'h0	1'h0	1'h1	1'h1
80	+0	1'h1	1'h0	1'h1	1'h1
80	+1	1'h1	1'h0	1'h0	1'h1
80	+2	1'h1	1'h0	1'h0	1'h1

Transcript

```

[840] clk i = 42 wr_en = 1 data_in=0xb5
[860] clk i = 43 wr_en = 0 data_in=0xd0
[860] clk i = 43 rd_en=1 rdata=0xx
[880] clk i = 43 rd_en=0 rdata=0xx
[880] clk i = 44 wr_en = 0 data_in=0xab
    
```

Vivado Design Suite User Guide

Design Analysis and Closure Techniques

UG906 (v2022.1) May 4, 2022

Figure 43: Timing Paths Example





Figure 44: Typical Timing Path



Typical Slack Equation

- A **positive** setup slack occurs when the data arrives before the required tme.
- Hold slack is positive when the new data arrives after the required time.

Data Required Time (setup)	=	capture edge time + destination clock path delay - clock uncertainty - setup time
Data Arrival Time (setup)	=	launch edge time + source clock path delay + datapath delay
Slack (setup)	=	Data Required Time - Data Arrival Time

Clock Uncertainty

Clock uncertainty is the total amount of possible time variation between any pair of clock edges. The uncertainty consists of the computed clock jitter (system, input, and discrete); the phase error introduced by certain hardware primitives; and any clock uncertainty specified by the user in the design constraints (`set_clock_uncertainty`).

STA

Phase Shift in Timing Reports

A positive phase shift moves the source clock edge forward, delaying the clock edge. A negative phase shift moves the source clock edge backward. The modification of the clock waveform result in potentially different clock edges being used by the **static timing analysis** for the source and capture clocks.

- No phase shift

```
vivado% set_property CLKOUT0_PHASE 0.000 [get_cells qp11/plle2_adv_inst]
vivado% report_timing
...
(clock clkout0 rise edge) 0.000 0.000 r
...
      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                        -5.411  5.903 r mmcm_inst/mmcm_adv_inst/
CLKOUT0
...

```

The source clock edge is 0.0 ns.

- Positive phase shift of 12.0 with PHASESHIFT_MODE=WAVEFORM

```
vivado% set_property CLKOUT0_PHASE 12.000 [get_cells qp11/plle2_adv_inst]
vivado% report_timing
...
(clock clkout0 rise edge) 0.333 0.333 r
...
      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                        -5.411  5.903 r mmcm_inst/mmcm_adv_inst/CLKOUT0
...

```

The source clock edge is delayed by 0.333 ns ($10 \text{ ns} / 360 * 12.0$).

Missing Logically / Physically Excluded Clock Groups Constraint

Multiple clocks are user generated or auto-derived on the source pin(s) `<pin_names>` but are not logically or physically exclusive with respect to one another. To have the **static timing analysis** match the behavior in hardware, there cannot be multiple clocks generated on the same pin(s). In such cases, the clocks should be defined as physically or logically exclusive. The list of clocks generated on the source pin(s) is: `<clock_names>`.

Description

When the output pin of a clocking primitive has multiple generated or auto-derived clocks present, these clocks cannot be available on hardware simultaneously. To match **static timing analysis** with hardware behavior, provide physically or logically exclusive clock group constraints between these clocks. Otherwise, some clock pairs will be timed although they do not exist in hardware.

Reading a Timing Path Report

Timing Path Summary Header Examples

The following figure shows an example of the Timing Path Summary Header in a text report.

Figure 48: Timing Path Summary Header in Text Report

```
Slack (MET) :          0.722ns (required time - arrival time)
  Source:            fftEngine/fftInst/error_reg/C
                    (rising edge-triggered cell FDRE clocked by fftClk_0 {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:      cpuEngine/iwb_biu/wb_stb_o_reg/D
                    (rising edge-triggered cell FDCE clocked by wbClk_4 {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:       wbClk_4
  Path Type:        Setup (Max at Slow Process Corner)
  Requirement:      5.000ns (wbClk_4 rise@10.000ns - fftClk_0 rise@5.000ns)
  Data Path Delay:  3.905ns (logic 0.388ns (9.935%) route 3.517ns (90.065%))
  Logic Levels:     3 (LUT4=1 LUT6=2)
  Clock Path Skew:  -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):  -1.471ns = ( 8.529 - 10.000 )
    Source Clock Delay (SCD):       -2.117ns = ( 2.883 - 5.000 )
    Clock Pessimism Removal (CPR):  -0.836ns
  Clock Uncertainty: 0.172ns ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):      0.071ns
    Discrete Jitter (DJ):           0.077ns
    Phase Error (PE):               0.120ns
```

The following figure shows an example of the Timing Path Summary header in the Vivado IDE.

Figure 49: Timing Path Summary Header in Vivado IDE

The following figure shows an example of the Timing Path Summary header in the Vivado IDE.

Figure 49: Timing Path Summary Header in Vivado IDE

Summary	
Name	↳ Path 1
Slack	0.722ns
Source	fftEngine/fftInst/error_reg/C (rising edge-triggered cell FDRE clocked by fftClk_0 {rise@0.000ns fall@2.500ns period=5.000ns})
Destination	cpuEngine/iwb_biu/wb_stb_o_reg/D (rising edge-triggered cell FDCE clocked by wbClk_4 {rise@0.000ns fall@5.000ns period=10.000ns})
Path Group	wbClk_4
Path Type	Setup (Max at Slow Process Corner)
Requirement	5.000ns (wbClk_4 rise@10.000ns - fftClk_0 rise@5.000ns)
Data Path Delay	3.905ns (logic 0.388ns (9.935%) route 3.517ns (90.065%))
Logic Levels	3 (LUT4=1 LUT6=2)
Clock ... Skew	-0.190ns
Clock U...tainty	0.172ns

Timing Path Summary Header Information

The Timing Path Summary header includes the following information:

- Slack

A positive slack indicates that the path meets the path requirement, which is derived from th

Backup Slide

simprims_ver for Questa

```
Command Prompt - vivado -mode tcl
Microsoft Windows [Version 10.0.19045.5131]
(c) Microsoft Corporation. All rights reserved.

C:\Users\Family>d:

D:\>cd D:\fpga_projects\output_simprims_lib

D:\fpga_projects\output_simprims_lib>vivado -mode tcl

***** Vivado v2020.2 (64-bit)
**** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
**** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Vivado% compile_simlib -language verilog -dir {D:\fpga_projects\output_simprims_lib} -simulator questa -library all -family artix7
WARNING: [Vivado 12-5377] Language specific library compilation for IPs is not supported. By default, the libraries will be compiled
for all languages.
INFO: [Vivado 12-4753] Extracting data from the IP repository...(this may take a while, please wait)...
.....
.....
```

simprim_ver for Questa (2): Results

compile_simlib.log - Notepad

File Edit Format View Help

Library	Language	Mapped Library Name	Error(s)	Warning(s)
secureip	verilog	secureip	1	0
unisim	vhdl	unisim	3	0
unimacro	vhdl	unimacro	1	0
unifast	vhdl	unifast	1	0
unisim	verilog	unisims_ver	0	0
unimacro	verilog	unimacro_ver	0	0
unifast	verilog	unifast_ver	0	0
simprim	verilog	simprim_ver	0	0
vnm	vhdl	vnm	0	0



IMPORTANT: *The `launch_simulation` command launches integrated simulation for project-based designs. This command does not support Non-Project Mode. For more information, see [Understanding Project and Non-Project Software Use Models](#).*

```
# //
# Loading project counter_16
# reading C:/questasim64_10.2c/win64/./modelsim.ini
# Loading project counter_16
# Compile of up_counter_16.v was successful.
QuestaSim> vsim -gui -novopt work.up_counter_16
# vsim -gui -novopt work.up_counter_16
# Refreshing D:/Questasim_projects/counter_16/work.up_counter_16
# Loading work.up_counter_16
add list -r /*
force -freeze sim:/up_counter_16/reset 1'h1 0
force -freeze sim:/up_counter_16/clock 1 0, 0 {25 ns} -r 50
```

VSIM 5>

```
1 vsim up_counter_16
2 add wave out
3 add wave clock
4 add wave reset
5 add list out
6 add list clock
7 add list reset
8 force -freeze clock 0 0, 1 {50 ns} -r 100
9 force reset 1
10 run 100
11 force reset 0
12 run 300
13 force reset 1
14 run 400
15 force reset 0
16 run 200
```

```
C:\Users\Family>d:
```



```
D:\>cd D:\fpga_projects\cnt16_synth_time_sim
```

```
D:\fpga_projects\cnt16_synth_time_sim>vivado -mode tcl
```

```
Vivado% read_verilog "cnt16.v"  
read_verilog: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1088.910 ; gain = 0.000  
D:/fpga_projects/cnt16_synth_time_sim/cnt16.v  
Vivado% synth_design -top "cnt16" -part "xc7a35tcpg236-1"
```

```
Vivado% write_verilog -mode funcsim cnt16_netlist.v  
D:/fpga_projects/cnt16_synth_time_sim/cnt16_netlist.v  
Vivado% close_project  
Vivado% exit
```



```
D:\fpga_projects\cnt16_synth_time_sim>
```

```
D:\fpga_projects\cnt16_synth_time_sim>vsim -do sim.do
```

Thank You