## **DPRAM (Dual Port RAM)** For SW Engineers

Tuan Nguyen-viet

#### **Simple DP RAM**

- In **Simple** DP RAM mode, Port in and **Port out** are available with
  - <u>two</u> address ports (one at Port in and one at Port out)
  - and <u>one data output port</u> (only at Port out).
- Port in is the write port that performs write operation according to the write address.
- **Port out** is the **read port** that
  - performs read operation according to the read address and



#### **Dual Port RAM**

- DP RAM (Random Access Memory) is a type of memory
  - that has two independent access ports,
    - which allows two different devices or circuits to read from or write to the memory at the same time.
- In a DP RAM,
  - each port has its <u>own set</u> of *address* and *control* signals
    - and can access the memory independently of the other port.



#### Simple DP RAM (2)



#### Simple DP RAM (3)



Task: Do a UVM Testbench for DPRAM shown above, using .do file to run the simulation.

#### **True DPRAM**

- In True DP RAM mode, Port A and Port B are available with
  - <u>two</u> address ports (one at Port A and one at Port B)
  - and <u>two</u> data output ports (one at Port A and one at Port B).
- Both Port A and Port B can perform read and write operations
  - according to the address provided from its address port.
- The same address is always referenced
  - when read and write operations are happening
    - at *the same time* 
      - at the same port.



#### True DPRAM (2)



**Sample**: We will do a UVM Testbench for TDPRAM shown above.

## **Typical Applications**

It can be used in a variety of applications,

- such as in communication systems,
  - where data needs to be transferred
    - between multiple **devices** or **circuits** simultaneously.
- It can also be used in **digital signal processing** (**DSP**) applications,
  - where data needs to be processed by multiple circuits in parallel.

## **Types of DPRAM**

- DP RAM can be implemented
  - as a Single Block DP RAM
  - or as a Dual Block DP RAM.
- In a Single Block DP RAM,
  - the memory array is shared between both ports,
  - whereas in a Dual Block DP RAM,
    - there are two separate memory arrays, one for each port.
- DP RAM can also be synchronous or asynchronous.
  - Synchronous DP RAMs have a clock signal that synchronizes access to both ports,
  - while asynchronous DP RAMs do not use a clock signal
    - and instead rely on control signals to coordinate access to both ports.

# **Types of DPRAM (2)**

- In general, DP RAMs provide a flexible and efficient way to share data between multiple devices or circuits.
- DP RAM can be used to implement other types of memory as well, such as
  - FIFOs (First-In, First-Out)
  - and LIFO (Last-In, First-Out)
    - by controlling the read and write pointers for each port.

#### **Dual-ported RAM**

(https://en.wikipedia.org/wiki/Dual-ported\_RAM)

- Dual-ported RAM (DPRAM), also called dual-port RAM,
  - is a type of random-access memory (RAM)
    - that can be accessed via two different buses.
- A **simple** DPRAM may allow only *read access* through one of the ports and *write access* through the other,
  - in which case the same memory location cannot be accessed simultaneously through the ports
    - since a *write operation* 
      - modifies the data
      - and therefore needs to be synchronized with
        - » a *read*
        - » or another write operation.

#### **Dual-ported RAM (2)**

(https://en.wikipedia.org/wiki/Dual-ported\_RAM)

- A dual-port RAM may be built from single-port <u>memory cells</u>
  - to reduce cost or circuit complexity, and the performance penalty associated with it,
    - which may still allow *simultaneous* read and write accesses to *different* <u>memory locations</u>
      - depending on the partitioning of the **memory array**
      - and having duplicate decoder paths to the partitions.

#### **Dual-ported RAM (3)**

(https://en.wikipedia.org/wiki/Dual-ported\_RAM)

- A true dual-port memory has two independent ports,
  - which means that the **memory array** is built from dual-port <u>memory-</u> <u>cells</u>,
    - and the *address, data,* and *control* lines of the two ports
      - are connected to *dedicated* IO controllers
  - so that *the same* <u>memory location</u> can be read through the ports simultaneously.
- A write operation through one of the ports
  - still needs to be synchronized with
    - a read or write operation
      - to the same memory location
        - » through the other port.

## **Examples of DPRAM**

DPRAMs have many real-life applications, some of which include:

- 1. DSP systems:
  - <u>Reqs</u>: DSP systems often require fast and efficient memory access
    - to perform operations on large amounts of data.
  - DPRAMs can be used in these systems to allow multiple DSP circuits to access the memory simultaneously,
    - improving performance
    - and reducing latency.
- 2. Network switches and routers:
  - DPRAM can be used to store and manage
    - *routing tables* and other network-related data
      - in switches and routers.
  - With multiple ports, the RAM can be accessed by both the *control plane* and the *data plane*, improving overall system performance and throughput.

# **Examples of DPRAM (2)**

- 3. Video processing:
  - DPRAM can be used in video processing systems to store and access video frames.
    - This allows multiple processing units to *read from* and *write to* the memory *simultaneously*,
      - enabling real-time video processing.
- 4. Test and measurement equipment:
  - DPRAM can be used in test and measurement equipment,
    - such as oscilloscopes and logic analyzers,
      - to simultaneously capture and store data from multiple sources.
- 5. Medical equipment:
  - DPRAM can be used in medical equipment, such as **imaging systems**,
    - to store and process large amounts of data in real time.
  - This allows multiple circuits to access the memory simultaneously,
    - improving the speed and accuracy of the medical equipment.

Extra Slide

#### **EXAMPLE DIRECTORY / FOLDER FOR SFIFO UVM USING .DO FILE**



Command Prompt	_	×
Microsoft Windows [Version 10.0.19045.4894] (c) Microsoft Corporation. All rights reserved.		^
C:\Users\Family>		
		~











Command Prompt	_		×
<pre># Pass! # UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 11</pre>	140: rep	oorter	[T ^
EST_DONE] 'run' phase is ready to proceed to the 'extract' phase			
# # UVM Report Summary #			
# ** Report counts by severity			
# UVM_INFO : 53			
# UVM_WARNING : 0			
# UVM_ERROR : Ø			
# UVM_FATAL : 0			
# ** Report counts by id			
# [Questa UVM] 2			
# [RNTST] 1			
# [Read Data] 22			
# [TEST_DONE] 1			
# [sfifo_sequence] 3			
# [write Data] 24			
# ** Note: \$finish : C:/questasim64_10.2c/win64//verilog_src/uvm	n-1.1d/9	src/bas	se/
uvm_root.svh(430)			
# Time: 1140 ps Iteration: 53 Instance: /tb_top			
D:\Questasim_projects\sfifo_uvm_6d>_			

GiaKiem_Chip ^ Testbench	Name ^	Date modified			
Testbench	covhtmlrenort		Туре	Size	
	Contrincport	9/19/2024 8:56 AM	File folder		
	dut	8/23/2024 11:33 AM	File folder		
OneDrive Derror	env	9/18/2024 3:12 PM	File folder		
OneDrive - Person	tb	9/18/2024 3:58 PM	File folder		
This PC	ests .	9/18/2024 3:41 PM	File folder		
3D Objects	work	9/21/2024 8:06 AM	File folder		
Desktop	📔 cov_report.txt	9/21/2024 8:07 AM	TXT File	9 KB	
Documents	📓 modelsim.ini	9/21/2024 8:06 AM	Configuration sett	81 KB	
	sfifo_test.ucdb	9/21/2024 8:07 AM	UCDB File	18 KB	
Dowinioads	T transcript	9/21/2024 8:07 AM	File	17 KB	
J Music	💕 vsim.do	9/19/2024 10:53 AM	DO File	2 KB	
Pictures	vsim.wlf	9/21/2024 8:07 AM	WLF File	48 KB	
Videos					
🏪 Local Disk (C:)					
Local Disk (D:)					
Local Disk (E:)					
- New Volume (G: -					

#### cov\_report.txt

1 \*\* Error: (vcover-6805) Couldn't open file sfifo\_test.ucdb in read mode.
2

1	Coverage Report Summary Data	by file			
2					
3	File: ./dut/sync_fifo.v				· · · · · · · · · · · · · · · · · · ·
4	Enabled Coverage	Active	HITS	Misses	% Coverea
5		10	10		100 0
7	Branchog	10	10	0	100.0
6	FEC Condition Terms	0	0	0	100.0
a	FEC Expression Terms	4	4	0	100.0
10	FSMs	-	7	0	100.0
11	States	0	0	0	100.0
12	Transitions	ů 0	õ	0	100.0
13	Transitions	Ŭ	Ŭ	Ŭ	100.0
14	File: ./env/agent/sfifo agen	t.svh			
15	Enabled Coverage	Active	Hits	Misses	% Covered
16					
17	Stmts	9	6	3	66.6
18	Branches	4	2	2	50.0
19	FEC Condition Terms	0	0	0	100.0
20	FEC Expression Terms	0	0	0	100.0
21	FSMs				100.0
22	States	0	0	0	100.0
23	Transitions	0	0	0	100.0
24					
25	File: ./env/agent/sfifo_driv	er.svh			
26	Enabled Coverage	Active	Hits	Misses	% Covered
27					
28	Stmts	23	19	4	82.6
29	Branches	7	3	4	42.8
30	FEC Condition Terms	0	0	0	100.0
31	FEC Expression Terms	0	0	0	100.0
32	FSMs				100.0
33	States	0	0	0	100.0
34	Transitions	0	0	0	100.0
35	Tile, /ang/angut/afifa mani	+h			
30	File: ./env/agent/silio_moni	tor.svn	Uita	Misson	°. Correnad
20	Enabled Coverage	ACCIVE	HIUS	MISSES	s covered
30	 Stmts	23	10		82 6
40	Branches	23	19	4	57 1
41	FEC Condition Terms	0	- 0	0	100.0

#### html folder

📑 l 🛃 🗖 🖛 l covhtmlrep	ort			- 🗆 X
File Home Share	View			~ 🔇
← → × ↑ 🔤 « Que	stasim_projects > sfifo_uvm_6d > covhtn	nlreport v Ö	Search covhtmlreport	م
💻 This PC 🛛 🖈 ^	Name	Date modified	Type Size	e
GiaKiem_Chip	css	9/21/2024 8:22 AM	File folder	
sfifo_uvm_6d	icons	9/21/2024 8:22 AM	File folder	
Testbench	images	9/21/2024 8:22 AM	File folder	
UVM_ENVIRONN	🔜 pages	9/21/2024 8:22 AM	File folder	
	scripts	9/21/2024 8:22 AM	File folder	
OneDrive - Persor	args.list	9/21/2024 8:22 AM	LIST File	1 KB
💻 This PC				
🗊 3D Objects				
E Desktop				
🔮 Documents				
🕹 Downloads				
b Music				
E Pictures				
Videos				
Local Disk (C:)				
📥 Local Disk (D:) 🗸				
6 items				

· · · · · · · · · · · · · · · · · · ·	estasim_projects > stito_uvm_bd > covh	tmlreport v ਹ	Search covhtmlrepo	rt	2
💻 This PC 🛛 🖈 ^	Name	Date modified	Туре	Size	
GiaKiem_Chip	css	9/21/2024 8:22 AM	File folder		
sfifo_uvm_6d	icons	9/21/2024 8:22 AM	File folder		
Testbench	images .	9/21/2024 8:22 AM	File folder		
UVM_ENVIRONN	pages	9/21/2024 8:22 AM	File folder		
	🔜 scripts	9/21/2024 8:22 AM	File folder		
OneDrive - Persor	📄 args.list	9/21/2024 8:30 AM	LIST File	1 KB	
This PC	💿 covsummary.html	9/21/2024 8:30 AM	Chrome HTML Do	6 KB	
3D Objects	🧔 globattrlist.html	9/21/2024 8:30 AM	Chrome HTML Do	1 KB	
- Deskton	💿 index.html	9/21/2024 8;30 AM	Chrome HTML Do	1 KB	
	💿 legacy.html	9/21/2024 8:30 AM	Chrome HTML Do	11 KB	
	srcfile,list	9/21/2024 8:30 AM	LIST File	1 KB	
Downloads	💿 testlist.html	9/21/2024 8:30 AM	Chrome HTML Do	2 KB	
J Music					
Pictures					
😽 Videos					



#### **Questa Coverage Report**

÷.	tb_to	p
-	uvm	pkg (no coverage)
÷,	sfifo	_agent_pkg
Đ 🔒	sfifo	_sequence_pkg
÷.	Actifo	onvironmont pkg

- \_pkg in stifo\_environment\_pkg
- i gsfifo\_test\_pkg
- tb\_top\_sv\_unit (no coverage)
- questa\_uvm\_pkg (no coverage

Number of tests run:	1
Passed:	1
Warning:	0
Error:	0
Fatal:	0

List of tests included in report...

List of global attributes included in report...

Design Scope 🖪	Coverage 🖪	Total Coverage:					61.47%	78.92%
tb_top	98.55%	Coverage Type	Bins	Hits	Misses	Weight	% Hit	Coverage
tif	98.86%	Covergroups	20	19	1	1	95.00%	97.91%
dut	98.05%	Statements	223	132	91	1	59.19%	59.19%
sfifo_agent_pkg	24.86%	Branches	126	28	98	1	22.22%	22.22%
sfifo_seq_item	1.69%	FEC Expressions	4	4	0	1	100.00%	100.00%
sfifo_sequencer	25.00%	Toggles	138	130	8	1	94.20%	94.20%
sfifo_driver	62.73%	Assertions	3	3	0	1	100.00%	100.00%
sfifo_monitor	69.87%	2						
sfifo_agent	58.33%							
sfifo_sequence_pkg	61.37%							
sfifo_sequence	61.37%							
sfifo_environment_pkg	80.53%							
sfifo_scoreboard	74.82%							
sfifo_coverage	80.20%							
sfifo_environment	70.00%							
sfifo_test_pkg	81.81%							
of for toot	Q1 Q10/							

#### **Thank You**