UVM (Universal Verification Methodology) For whom can know how to program

Tuan Nguyen-viet

DUT and UVM Testbench – Basic





UVM Architecture Implementation

- 1. Interface
- 2. Testbench Top
- 3. UVM Components/Objects
 - 1. Component/object factory registration using Utility macro (see API)
 - 2. Adding factory constructor defaults (see prototype template)
 - 3. Component/object creation (note: **build process** is top-down), e.g.



- 4. Configuration database (see API)

UVM Architecture Implementation (2)

• 4. Build Process



Configuration Database (2)



UVM Architecture Implementation (3)

- 5. Connection Process
 - UVM connect phase follows the build phase
 - and works back up *from the bottom of the hierarchy to the top*.
 - Its purpose is to
 - make *TLM connections* between components,
 - assign virtual interface handles
 - and make any other assignments for resources.
 - Configuration objects are once again at play during the connection process
 - as they may contain references to **virtual interfaces** or other information that guides the connection process.
 - For instance, inside an **agent**,
 - the virtual interface assignment to a driver
 - and the TLM connection between a driver and its sequencer
 - » are only made if the **agent** is active.
 - 1. Virtual interface
 - 2. Sequence Sequencer
 - 3. Analysis port

UVM Architecture Implementation (4)



September 5, 2024

UVM Architecture Implementation (5)

```
module top tb;
 bus if BUS();
                                                              Interface and DUT Instantiation
 gpio if GPIO();
 bidirect bus slave DUT(.bus(BUS), .gpio(GPIO));
  // Free running clock
 initial
                                                                                   Clock Gen
   begin
     BUS.clk = 0;
     forever begin
       #10 BUS.clk = ~BUS.clk;
      end
    end
  // Reset
  initial
                                                                                   Reset Gen
   begin
     BUS.resetn = 0;
     repeat(3) begin
        @(posedge BUS.clk);
      end
     BUS.resetn = 1;
    end
  // UVM start up:
  initial
                                                                     Connect Virtual Interface
   begin
      uvm config db #(virtual bus if)::set(null, "uvm test top", "BUS vif", BUS);
     run test("bidirect bus test");
                                                                           Testbench Startup
    end
  endmodule: top tb
September 5, 2024
                        Testbench Domain
                                                       HDL Domain
```

UVM Architecture Implementation (6): tb_top.sv

The **uvm_config_db** is parameterised with the type *virtual sfifo_interface*

- 1. The first argument of the **set()** method is **context**, intended to be assigned a UVM component object handle;
 - 1. in this case since it is in the HDL part of the testbench,
 - a **null** object handle is assigned.
 - 2. Use "**null**" in the first argument as this code is in a top-level module rather than a uvm_component.
- 2. The second argument of the **set()** method is a **string** used to identify the UVM component instance name(s) within the UVM testbench component hierarchy that may access the data object.
 - This is "uvm_test_top" here to restrict access to the top level UVM test object.
 - → It could have been assigned a *wildcard* such as "*",
 - which means that all components in the UVM testbench could access it,
 - but this may not be helpful, and carrys a potential lookup overhead in the get() process.
- 3. The third argument of the **set()** method is a **string**, intended as the lookup name, i.e. a string that can be used to uniquely identify the *virtual interface* from within the **uvm_config_db**.
- 4. The final argument of the **set()** is the static interface assigned to the *virtual interface* handle entry that is created within the **uvm_config_db**.

Connecting the Testbench to the DUT

 UVM methodology uses the uvm_config_db utility to pass a virtual interface handle from a static testbench module to a UVM object class.



Using the uvm_config_db to pass virtual interface handles from hdl_top to an agent

```
initial begin
September 5, 2024
Live_config_db#(virtual sfifo_interface)::set(null, "*", "vif", tif); 11
```



Diagram 1: Graphical View of DUT-TB Connection (Source: Cookbook)

UVM Testbench Architecture (Cookbook)



Transactor (Cookbook)



Transaction / Sequence Item

- In Transaction Level Modeling (TLM),
 - data is represented as transactions that flow between components via *TLM interfaces*.
- *These interfaces* provide a way to connect and transfer **data packets** between components,
 - enabling efficient communication within a chip design verification process.
- TLM establishes a connection between producer and consumer components through which **transactions** are sent.
 - A transaction is nothing but a class object containing specific information.



Transaction / Sequence Item (2)



TLM Analysis port / Multi Analysis imp port

- Connecting multiple ports to a single Analysis port:
 - The uvm_analysis_port is a TLM-based class that provides a write method for communication.
 - TLM Analysis port broadcasts *transactions* to one or multiple components.

```
uvm_analysis_imp #(<trans_item>, <receiver_component>) analysis_imp;
```



TLM Analysis port / Multi Analysis imp port (2)



TLM Analysis port / Multi Analysis imp port (3)

• An example of connecting to a single Analysis port:



TLM Analysis port / Multi Analysis imp port (4)

at sfifo_monitor

```
sfifo_seq_item item_got;
//Step-1. Declaring analysis port
uvm_analysis_port#(sfifo_seq_item) item_got_port;
```

```
//Step-2. Creating analysis port
item_got_port = new("item_got_port", this);
```

```
//Step-3. Calling write method
item got port.write(item got);
```

at sfifo_scoreboard

d Syntax: uvm_analysis_imp<> #(t,T) port_name;

uvm_analysis_imp #(<trans_item>, <receiver_component>) analysis_imp;

```
lclass sfifo_scoreboard extends uvm_scoreboard;
    // 1. Declare the analysis port
    uvm_analysis_imp#(sfifo_seq_item, sfifo_scoreboard) item_got_export;
```

Syntax:

virtual function void write_port_a(transaction trans);

```
// 2. Implement the write method for the analysis port
//-----
// Analysis port write method
//-----
function void write(input sfifo seq item item got);
```

TLM Analysis port / Multi Analysis imp port (5)

Connecting Analysis port with the imp_port in environment:

Syntax:

function void connect_phase(uvm_phase phase);
 //Connecting analysis_port to imp_ports
 comp_a.analysis_port.connect(comp_b.analysis_imp_a);
 comp_a.analysis_port.connect(comp_b.analysis_imp_b);
endfunction : connect_phase

at sfifo_environment

virtual function void connect_phase(uvm_phase phase);
 //Connecting analysis_port to imp_ports
 f_agt.f_mon.item_got_port.connect(f_scb.item_got_export);
endfunction

Queue and Its Methods at Scoreboard





Queue and Its Methods at Scoreboard (2)

- Queue declaration:
 - data_type queue_name[\$];
 - data_type data type of the queue elements.
 - queue_name name of the queue.
 - E.g.
 - int queue[\$]; // queue of int, (unbound queue)
- Typical methods:
 - push_back()
 - inserts the given element at the end of the queue
 - pop_front()
 - removes and returns the <u>first</u> element of the queue

Queue and Its Methods at Scoreboard (3)



```
else if (item_got.rd_en == 'b1)begin
if(queue.size() >= 'd1)begin
examdata = queue.pop_front();
```

User Communication

uvm_report_* ("TAG", \$sformatf ("[Enter the display message]"), VERBOSITY_LEVEL);

where * can be either info, error, warning, fatal.

• UVM has **six** levels of verbosity with each one represented by an integer.



User Communication (2)

- Note that the VERBOSITY_LEVEL is only required for **uvm_report_info**.
- Usage of **uvm_report_fatal** will exit the simulation.

```
uvm report info (get type name (), $sformatf ("None level message"), UVM NONE);
1
    uvm report info (get type name (), $sformatf ("Low level message"), UVM LOW);
2
    uvm report info (get type name (), $sformatf ("Medium level message"), UVM MEDIUM);
3
    uvm report info (get type name (), $sformatf ("High level message"), UVM HIGH);
4
    uvm report info (get type name (), $sformatf ("Full level message"), UVM FULL);
5
    uvm report info (get type name (), $sformatf ("Debug level message"), UVM DEBUG);
 6
7
    uvm_report_warning (get_type_name (), $sformatf ("Warning level message"));
8
    uvm report error (get type name (), $sformatf ("Error level message"));
9
    uvm report fatal (get type name (), $sformatf ("Fatal level message"));
10
```

User Communication (3)

• We can also display the filename and line number of the display message

- by using `___FILE__ and `___LINE__,
 - which will be useful for debug purposes.

ifo (get_type_name (), \$sformatf ("None level message - Display File/Line"), UVM_NONE, `__FILE_, `__LINE__);

 This can be disabled from command-line by defining +UVM_REPORT_DISABLE_FILE_LINE

User Communication (4)

- UVM reporting macros will automatically display the file and line information
 - without explicitly mentioning the `___FILE__ and `___LINE__ arguments.



User Communication (5)

- Reporting functions:
 - Reference
 - https://www.chipverify.com/uvm/report-functions

Other Notes

TLM Analysis FIFO



uvm_tlm_analysis_fifo

Organizing package files into a directory

- All files included in a given package should be put together in a single directory.
 - This is particularly important for Agents
 - where the **Agent** directory structure needs to be a **complete stand-alone package**.
- A single include directory for package files
 - facilitates compilation flow set-up,
 - and also aids reuse
 - since all the files for a package can be gathered together easily.

Agent Note

1. Active Agent

- Active Agents generate stimulus and drive to DUT
- An active Agent shall consists of all the three components Driver, Sequencer, and Monitor.
- 2. Passive Agent
 - Passive **Agents** sample **DUT** signals but do not drive them
 - A passive **Agent** consists of <u>only</u> the **Monitor**.
- 3. An Agent can be configured as ACTIVE/PASSIVE by using a set config method,
 - the <u>default</u> Agent will be <u>ACTIVE</u>.
- 4. get_is_active() Method
 - get_is_active() returns
 - UVM_ACTIVE
 - if the Agent is acting as an active Agent
 - and UVM_PASSIVE
 - if the **Agent** is acting as a passive **Agent**.

Starting a sequence in UVM testbench

The Test is The Starting Point for The Build Process

→ There are 2 ways of starting a sequence in UVM testbench.

1. Starting a sequence with **default_sequence** (implicit)

// build phase of uvm test
function void build_phase(uvm_phase phase);
super.build_phase(phase);
env = my_env::type_id::create("env", this);
// starting a sequence with default_sequence
uvm_config_db#(uvm_object_wrapper)::set(this,"env.agent.sequence
er.run_phase", "default_sequence", my_sequence::type_id::get());
endfunction: build_phase

```
// build phase of uvm test
function void build_phase(uvm_phase phase);
super.build_phase(phase);
env = my_env::type_id::create("env", this);
// starting a sequence with default_sequence
uvm_config_db#(uvm_object_wrapper)::set(this, "env.agent.sequencer.run_phase", "default_sequence", my_sequence::type_id::get());
endfunction: build_phase
```

Starting a sequence in UVM testbench (2)

→ There are 2 ways of starting a sequence in UVM testbench (cont'd).

2. Starting a sequence with *start* method (explicit)

// run phase of uvm test
task run_phase(uvm_phase phase);
super.run_phase(phase);
phase.raise_objection(this);
// starting a sequence with start method
seq.start(env.agent.sequencer);
phase.drop_objection(this);
endtask: run_phase

Starting a sequence in UVM testbench (3)

• Many people recommend using the *start* method to start a sequence

// run phase of uvm test
task run_phase(uvm_phase phase);
super.run_phase(phase);
phase.raise_objection(this);
// starting a sequence with start method
seq.start(env.agent.sequencer);
phase.drop_objection(this);
endtask: run_phase

Thank You