

Functional Verification


Tuan Nguyen-viet

DUT (full_adder)

```
module full_adder (a_in, b_in, c_in, c_out, sum_out);  
  
  input [3:0] a_in, b_in;  
  input c_in;  
  output carry_out;  
  output [3:0] sum_out;  
  
  reg carry_out;  
  reg [3:0] sum_out;  
  
  always @ (a_in or b_in or c_in)  
  begin  
    {carry_out, sum_out} = a_in + b_in + c_in;  
  end  
  
endmodule
```

```
full_adder dut (  
  .a_in( ),  
  .b_in( ),  
  .c_in( ),  
  .carry_out( ),  
  .sum_out( )  
);
```

Blank/Empty



Test Bench

```
module full_adder_test; // 4-bit
```

```
reg [3:0] a, b;
```

```
reg c;
```

reg

reg

reg

DUT

Full Adder

a_in	sum_out
b_in	
c_in	carry_out


```
wire [3:0] sum;
```

wire

```
wire carry;
```

wire

```
module full_adder (a_in, b_in, c_in, c_out, sum_out);
```



```
`timescale 1 ns/10 ps
```

```
module full_adder_test; // 4-bit
```

```
reg [3:0] a, b;
```

```
reg c;
```

```
wire [3:0] sum;
```

```
wire carry;
```

Connected

```
full_adder dut (
    .a_in(a),
    .b_in(b),
    .c_in(c),
    .carry_out(carry),
    .sum_out(sum)
);
```

```
initial
```

```
begin
```

```
    a = 4'b0000;
```

```
    b = 4'b0000;
```

```
    c = 1'b0;
```

```
    #50;
```

```
    a = 4'b0101;
```

```
    b = 4'b1010;
```

```
    // => sum=1111, carry=0
```

```
    #50;
```

```
    a = 4'b1111;
```

```
    b = 4'b0001;
```

```
    // => sum=0000, carry=1
```

```
    #50;
```

```
    a = 4'b0000;
```

```
    b = 4'b1111;
```

```
    c = 1'b1;
```

```
    // => sum=0000, carry=1
```

```
    #50;
```

```
    a = 4'b0110;
```


```
    b = 4'b0001;
```

```
    // => sum=1000, carry=0
```

```
end
```

```
endmodule
```

Test Bench (full_adder_test)



Blank/Empty

```
full_adder dut (
    .a_in(    ),
    .b_in(    ),
    .c_in(    ),
    .carry_out(    ),
    .sum_out(    )
);
```

Test Bench (full_adder_tb)

```
`timescale 1 ns/10 ps

module full_adder_tb;

  reg [3:0] a; ●
  reg [3:0] b; ●
  reg c; ●
  wire [3:0] sum; ●
  wire carry; ●

  integer i;


  full_adder dut (
    .a_in(a),
    .b_in(b),
    .c_in(c),
    .carry_out(carry),
    .sum_out(sum)
  );

  initial
  begin
    a <= 0;
    b <= 0;
    c <= 0;

    $monitor ("a=0x%0h b=0x%0h c=0x%0h carry=0x%0h sum=0x%0h", a, b, c, carry, sum);


    for (i=0; i < 5; i=i+1) begin
      #10 a <= $random;
      b <= $random;
      c <= $random;
    end
  end
endmodule
```


Connected



Modelsim/Questasim (with PC)







```
`timescale 1 ns/10 ps
```

```
module full_adder_tb;
```

```
reg [3:0] a;
```

```
reg [3:0] b;
```

```
reg c;
```

```
wire [3:0] sum;
```

```
wire carry;
```

```
integer i;
```

```
full_adder dut (
```

```
    .a_in(a),
```

```
    .b_in(b),
```

```
    .c_in(c),
```

```
    .carry_out(carry),
```

```
    .sum_out(sum)
```

```
);
```

```
initial
```

```
begin
```

```
    a <= 0;
```

```
    b <= 0;
```

```
    c <= 0;
```

```
    $monitor ("a=0x%0h b=0x%0h c=0x%0h carry=0x%0h sum=0x%0h", a, b, c, carry, sum);
```

```
    for (i=0; i < 5; i=i+1) begin
```

```
        #10 a <= $random;
```

```
        b <= $random;
```

```
        c <= $random;
```

```
    end
```

```
end
```

```
endmodule
```

QuestaSim

- QuestaSim is a **functional verification simulator** of **Mentor Graphics**,
 - developed as an integrated platform under Questa Advanced Simulator software,
 - which is the core simulation and debugging engine.
 - powered by ModelSim tool,
 - which both are the software products belonging to the **same company**.
- **QuestaSim** offers
 - higher capacity and supports larger FPGA and SoC,
 - where **ModelSim** supports smaller designs.


QuestaSim (2)


- Because of its **verification** supportive nature, QuestaSim
 - is compatible with a large array of languages containing
 - **Verilog** HDL,
 - **SystemVerilog**
 - and VHDL;
 - and offers support for SystemVerilog based **UVM libraries** in hardware description and verification.
- QuestaSim was used for running the *complete UVM testbench*
 - in order to observe the *verification results*.

QuestaSim (3)

- One of the main differences between QuestaSim and Modelsim (besides performance/capacity) is that
 - QuestaSim is the simulation engine for the Questa Platform which includes integration of
 - Verification Management,
 - Formal based technologies,
 - Questa Verification IP,
 - Low Power Simulation and
 - Accelerated Coverage Closure technologies.
- QuestaSim natively supports SystemVerilog for **Testbench**, **UPF**, UCIS, OVM/**UVM**.

A screenshot from QuestaSim simulation environment





Menu
Buttons

Other
Windows

Command /
Transcript Window

Library Window

ModelSim ALTERA STARTER EDITION 10.3d

File Edit View Compile Simulate Add Transcript Tools Layout Bookmarks Window Help

Layout Simulate

ColumnLayout AllColumns

sim - Default

Instance Design unit Der

tftp_test tftp_test Mo

UUT tftp_test Mo

#ALWAYS#42 tftp_test Pro

#INITIAL#53 tftp_test Pro

#vsim_capacity# Cap

Objects

Name

CLK50 1 Regi...

Q St1 Net

RESET 0 Regi...

T 1 Regi...

Processes (Active)

Name Type (filtered)

#INITIAL#53 Initial

#ALWAYS#42 Always

Wave - Default

Msgs

/tftp_test/CLK50 1

/tftp_test/RESET 0

/tftp_test/T 1

/tftp_test/Q St1

Input/Output signals

Value pane

Waveform pane

Waveform display

Now 180 ns









Cursor 1 179.277 ns

1 ns 50 ns 100 ns 150 ns 179.277 ns

Transcript

```
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# MSIM>
# MSIM> TEST CASES
# MSIM>
# MSIM> Reset is correct, Q (value in flip-flop) now 0
# MSIM> No toggle state is correct, Q (value in flip-flop) now 0
# MSIM> Toggle state is correct, Q (value in flip-flop) now 1
# MSIM> Toggle state is correct, Q (value in flip-flop) now 0
# MSIM> No toggle state is correct, Q (value in flip-flop) now 0
# MSIM> Toggle state is correct, Q (value in flip-flop) now 1
# MSIM> Reset with toggle on is correct, Q (value in flip-flop) now 0
# MSIM> Toggle after reset is correct, Q (value in flip-flop) now 1
# ^^ Note: $stop : C:/Users/UMAR/Documents/2300-Demo/Tutorial/demo0/tftp_test.v(165)
# Time: 180 ns Iteration: 0 Instance: /tftp_test
```

Now: 180 ns Delta: 0 sim:/tftp_test/#INITIAL#53

Buttons	Description*	Command Line
	Compile this file open the Compile Source File dialog; in a project, compile the file	To compile: vlog -work [working library] [filename.v] ex) vlog -work work tb_tutorial.v To recompile: vlog -work [working library] -refresh
	Compile All compile all files in the open project	Compile > Compile All
	Simulate load the selected design unit or simulation configuration object	vsim -c [working library].[file name] Ex) vsim -c work.tb_tutorial
	Restart reload the design elements and reset the simulation time to zero, with the option of using current formatting, breakpoints, WLF file, virtual definitions, and assertion settings	restart -f
	Run run the current simulation for the specified run length	run
	Open Wave Viewer	Window > Wave
	Zoom Mode set mouse to Zoom Mode – drag left mouse button to zoom, click middle mouse button to select	N/A
	Insert Cursor add a cursor to the waveform pane	Insert > Cursor

Thank You