# **ASIC/FPGA** Design and Verification

### Part 2: Typical EDA Tool

Tuan Nguyen-viet

### Vivado

- AMD/Xilinx Vivado is an advanced suite for digital logic design and FPGA based implementation to
  - develop,
  - simulate,
  - synthesize,
  - implement
    - RTL designs on AMD/Xilinx FPGA device.

# Installing

- Sign up for a AMD/Xilinx account to download Vivado running on Windows.
- Choose the FPGA family to work with: e.g., Artix, Zynq, etc.

GUI

# **Creating an RTL Design Project**

- Launch Vivado from the desktop
- Create a New Project:
  - Click on Create Project
  - Choose a project name and location.
  - Select RTL Project
    - and ensure **Do Not specify sources at this time** is checked.
  - Choose the target FPGA device.
    - e.g., using an Artix-7,
      - select the corresponding part number (e.g., xc7a35tcpg236–
        1).



# Quick Start

Create Project >

Open Project >

Open Example Project >



### Project Name

Enter a name for your project and specify a directory where the project data files will be stored.

<u>P</u> roject name:	adder
Project location:	E://IV/M_project
Fioject location.	
🗹 Create projec	t subdirectory
Project will be cre	eated at: E:/UVM_project/adder



### Project Type

Specify the type of project to create.



You will be able to add sources, create block designs in IP Integrator, gener

Do not specify sources at this time

Project is an extensible <u>V</u>itis platform

Post-synthesis Project

You will be able to add sources, view device resources, run design analysis



#### Default Part

Choose a default Xilinx part or board for your project.

#### Parts | Boards Reset All Filters Package: Category: All AILR $\mathbf{v}$ Family: Artix-7 Speed: AILR $\mathbf{v}$ All Artix-7 Search: Artix-7 Low Voltage LUT Elements Part FlipFl Defense-grade Artix-7Q 134600 26921 xc7a2001 Defense-grade Kintex-7Q 134600 vc7a200 26021



### **Default Part**

Choose a default Xilinx part or board for your project.

Boards				
Filters				
All		~	Package:	All R
Artix-7		~	Speed:	AILR
Q		~		
	I/O Pin Count	Available IOBs	LUT Elements	FlipFl
pg236-2L	236	106	20800	4160
:pg236-1	236	106	20800	4160
:sg324-3	324	210	20800	4160
	Boards Filters All Artix-7 Q- pg236-2L pg236-1 sq324-3	Boards         Filters         All         Artix-7         Q-         I/O Pin Count         pg236-2L         236         sq324-3         324	Boards         Filters         All       ✓         Artix-7       ✓         Q-       ✓         I/O Pin Count       Available IOBs         pg236-2L       236       106         pg236-1       236       106         sq324-3       324       210	Boards         Filters         All       Y       Package:         Artix-7       Y       Speed:         Q-       Y         I/O Pin Count       Available IOBs       LUT Elements         pg236-2L       236       106       20800         pg236-1       236       106       20800         sg324-3       324       210       20800







#### **New Project Summary**

A new RTL project named 'adder' will be created.

 The default part and product family for the new project: Default Part: xc7a35tcpg236-1 Product: Artix-7 Family: Artix-7 Package: cpg236 Speed Grade: -1

XILINX.

### To create the project, click Finish

Sector Sector

🙏 Create Project			>
Initializing project			
		<u>B</u> ackground	<u>C</u> ancel

# **Creating/Adding an RTL Design**

- Add RTL Design
  - In the **Project Manager**, click **Add Sources**.
  - Select Add or Create Design Sources, then click Next.
    - Click **Create File**, select **Verilog** as the file type, name it **sim\_adder.v**, and click **OK**.
  - Finish adding the file to the project.
- Open the newly created **sim\_adder.v** file and add the Verilog code for a simple 2-bit adder.

p <u>o</u> rts	Window Layout View Help Q- Quick Access			
	<b>1</b> ⊞ 🔅 ∑ 🗶 🖉 🔀			
-	PROJECT MANAGER - adder			
î	Sources	? _ 🗆 🖒 X	Project Summary	
	Q   풒   ♦   ╋   ₽   ● 0	٥	Overview   Dashboar	d
	<ul> <li>Design Source</li> <li>Add Sources (Alt+A)</li> <li>Constraints</li> </ul>	î	Settings Edit	
		~	Project name:	adder
	Hierarchy Libraries Compile Order		Project location:	E:/UVM_project/adder
			Product family:	Artix-7
	Properties	? _ 🗆 🖆 🗙	Project part:	xc7a35tcpg236-1
		$\leftarrow \mid \Rightarrow \mid \diamondsuit$	Top module name: Target language:	Not defined Verilog
			Simulator language:	Mixed
	0.1.4			





Specify HDL, netlist, Block Design, and IP files, or directories containing those file types to add to your project. Create a new source file on disk and add it to your project.



 $\times$ 

+  =  +  =  +
Use Add Files, Add Directories or Create File buttons below
Add Files Add Directories Create File



Specify HDL, netlist, Block Design, and IP files, or directories containing those file types to add to your project. Create a new source file on disk and add it to your project.

	🝌 Create Source	: File	×	
+,   -   1	Create a new so project.	ource file and add it to	o your	
	<u>F</u> ile type:	Verilog	~	
	F <u>i</u> le name:	sim_adder.v	⊗	
	Fil <u>e</u> location:	😜 <local project<="" th="" to=""><th>⊳ ✓</th><th></th></local>	⊳ ✓	
Scan and add	?	ОК	Cancel	
Copy <u>s</u> ources				
Add so <u>u</u> rces	from subdirectories	3		
?	< <u>B</u> ack	<u>N</u> ext >	<u>F</u> inish	Cancel



Specify HDL, netlist, Block Design, and IP files, or directories containing those file types to add to your project. Create a new source file on disk and add it to your project.



2

p <u>o</u> rts	Window Layout View Help Q- Quick Access	
-	PROJECT MANAGER - adder	
î	Sources ? _ D 🖒 ?	Proje
		> Over
L	Design Sources (1) Non-module Files (1) sim_adder v	Sett
L	Hierarchy Libraries Compile Order	Pro Pro Pro
	Properties ? _ D 🖸 X	× Pro
	$\leftarrow   \Rightarrow   \bigstar$	Top Tar
		Sim

Window Layout View Help		
👬 💠 ∑ 🚿 🖉 🎘		
PROJECT MANAGER - adder		
Sources	? _ 🗆 🖒 X 🛛 P	Project Summary × sim_adder.v ×
	<b>¢</b> E	E:/UVM_project/adder/adder.srcs/sources_1/new/sim
<ul> <li>Design Sources (1)</li> <li>Non-module Files (1)</li> <li>sim_adder.v</li> <li>Hierarchy Libraries Compile Order</li> </ul>		Q   ≝   ←   ≁   ‰   ▣   Ē   X   /
Source File Properties	? _ 🗆 🖸 X	
sim_adder.v	$\leftarrow   \rightarrow   \diamond  $	
Enabled	<b>^</b>	
General Properties		: <

# Creating/Adding an RTL Design (2)

```
// A simple 2-bit adder
module sim_adder ( a, b, sum);
input [1:0] a; // 2-bit input a
input [1:0] b; // 2-bit input b
output [2:0] sum; // 3-bit output sum
wire [2:0] sum;
assign sum = a + b; // Add inputs a and b
endmodule
```

🛃 🕸 🔼 🛪 🖉 🔀	
PROJECT MANAGER - adder	
Sources	? _ C C × Project Summary × sim_adder.v * ×
	E:/UVM_project/adder/adder.srcs/sources_1/new/sim_add
<ul> <li>Design Sources (1)</li> <li>Non-module Files (1)</li> <li>sim_adder.v</li> <li>Hierarchy Libraries Compile Order</li> </ul>	Q       ■       →       X       ■       X       //         1       // A simple 2-bit adder         2       module sim_adder (a, b, sum);         3       input [1:0] a; // 2-bit input a         4       input [1:0] b; // 2-bit input b         5       output [2:0] sum: // 3-bit output sum
Source File Properties	? _ □ Ľ × 6 wire [2:0] sum;
sim_adder.v	← → ☆ 7 assign sum = a + b; // Add inputs a and b 8 ← endmodule
Enabled	
General Properties	

### **Create/Adding a Testbench File for Simulation**

- In the **Project Manager**, click **Add Sources**.
- Select Add or Create Simulation Sources and click Next.
- Create a file named **adder\_tb.v**, choose **Verilog**, and click **OK**.
- Open adder\_tb.v and add the testbench code.
  - (The testbench provides the inputs to test different cases of the 2-bit adder and prints the results.)
  - REF: <u>https://medium.com/@techAsthetic/getting-started-with-rtl-design-using-xilinx-vivado-a-technical-guide-5a25ae03a594</u>

Sources	? _ 🗆 🖆 🗙 Project Summary 🛛 🗙 sim_adder
Q X = Q + 2 0	E:/UVM_project/adder/adder.srcs/sou
Design Sources Add Sources (Alt+A) Sim_adder (Sim_adder.v) Constraints Hierarchy Libraries Compile Order	Q       □       ↓       ↓       ↓       □         1       // A simple 2-bit adder         2       module sim_adder (a, b, 3)       input [1:0] a; // 2-bit         4       input [1:0] b; // 2-bit         5       output [2:0] sum: (/ 2-bit
Source File Properties	? _ C C × 6 wire [2:0] sum;
sim_adder.v	← → ☆ Sign sum = a + b; // A
Enabled	
General Properties	

#### PROJECT MANAGER - adder



Specify HDL, netlist, Block Design, and IP files, or directories containing those file types to add to your proj disk and add it to your project.

+  =  +  +	🝌 Create Sourc	:e File X
	Create a new s project.	source file and add it to your
	<u>F</u> ile type:	🔍 Verilog
	F <u>i</u> le name:	adder_tb.v 📀
	Fil <u>e</u> location:	🖨 <local project="" to=""> 🛛 🗸</local>
	?	OK Cancel



Define a module and specify I/O Ports to add to your source file. For each port specified: MSB and LSB values will be ignored unless its Bus column is checked. Ports with blank names will not be written.

#### **Module Definition**

<u>M</u> odule name	e: adder_tb						¢
I/O Port Defin	itions						
+ -	1 I I						
Port Name	Direction	Bus	MSB	LSB			
	input 😪		0	0			
)						ок	Cance



#### PROJECT MANAGER - adder

Sources	? _ 🗆 🖒 ×	Project Summary × sim_adder.v × adder_tb.v ×					
Q   素   ♣   ╋   ₽   ● 0	E:/UVM_project/adder/adder.srcs/sources_1/new/adder_tb.v						
<ul> <li>Design Sources (2)</li> <li>sim_adder (sim_adder.v)</li> <li>adder_tb (adder_tb.v)</li> <li>Hierarchy Libraries Compile Order</li> </ul>	Î	Q   ■   ←   →   X   ■   ■   X   //   ■   ♀ 16 // Revision: 17 // Revision 0.01 - File Created 18 // Additional Comments: 10 // ()					
Source File Properties	? _ 🗆 🖾 X	20 ⊖ ///////////////////////////////////					
<ul> <li>adder_tb.v</li> <li>Enabled</li> </ul>		23 (a) nodule adder_tb( 24 (a) 25 (b); 26 (c) endmodule					
General Properties		27					

 $\times$ 

**.** .

Tcl Console Messages Log Reports Design Runs

11/06/2024

# **Creating/Adding a Testbench for Simulation**

```
`timescale 1ns/1ps
module adder tb;
reg [1:0] a;
reg [1:0] b;
wire [2:0] sum;
// Instantiate the simple_adder module
sim adder dut (.a(a),
                 .b(b),
                .sum(sum));
initial begin
// Initialize inputs
a = 2'b00;
b = 2'b00;
```

// Monitor changes to inputs and output **\$monitor**("Time: %0t | a: %b, b: %b, sum: %b", \$time, a, b, sum); // Stimulus for the test #10 a = 2'b01; b = 2'b01; #10 a = 2'b10; b = 2'b01; #10 a = 2'b11; b = 2'b11; #10 \$finish; // End simulation end endmodule

#### PROJECT MANAGER - adder

iources	? _ 🗆 🖒 X
	٥
Design Sources (1)	î
<pre>dut:sim_adder(sim_adder.v)</pre>	
Hierarchy Libraries Compile Order	
Source File Properties	? _ 🗆 🖒 X
• adder_tb.v	<b>←</b>   <b>⇒</b>   <b>♀</b>
Enabled	^
General Properties	

Tcl Console Messages Log Reports

Design Runs  $\,\,\times\,\,$ 

### Simulating the RTL Design

### Simulation

• In the Flow Navigator, under Simulation, click Run Simulation and select Run Behavioral Simulation.





· - · · · · - · - · · ·															
Design Sources (1)								Q H	Q   ₩   ♠   ▶   X   ■   №   X   // 12 a = 2'b00; 13 b = 2'b00;						
<pre> w</pre>															
							12 a 13 b								
rarchy Lit	oraries Con	npile Order						14 //	Monitor chang	ges to	inpu	ts and o	outr		
	🔥 Run	Simulation							onston / Illiamot	×	a: &	b, b: %I	), s		
rce File Prope	erties														
dder_tb.v	Execu	ting simulate ste	p												
Enabled															
neral Prop	erties							<u>B</u> ackgrour	nd <u>C</u> anc	el	mula	tion			
Console N	lessages L	og Reports	Desi	gn Runs	×										
₹ \$		▶   ≫   +	%												
ne	Constraints	Status	WNS	TNS	WHS	THS	TPWS	Total Power	Failed Routes	LUT	FF	BRAM	UF		
		N													

### **Thank You**