

ASIC/FPGA Design and Verification

Part 2: Typical EDA Tool

Tuan Nguyen-viet

Vivado

- AMD/Xilinx Vivado is an advanced suite for digital logic design and FPGA based implementation to
 - develop,
 - simulate,
 - synthesize,
 - implement
 - RTL designs on AMD/Xilinx FPGA device.

Installing

- Sign up for a AMD/Xilinx account to download Vivado running on Windows.
- Choose the FPGA family to work with: e.g., Artix, Zynq, etc.

GUI

Creating an RTL Design Project

- Launch Vivado from the desktop
- Create a New Project:
 - Click on **Create Project**
 - Choose a project name and location.
 - Select **RTL Project**
 - and ensure **Do Not specify sources at this time** is checked.
 - Choose the target FPGA device.
 - e.g., using an Artix-7,
 - select the corresponding part number (e.g., **xc7a35tcp236-1**).



Quick Start

Create Project >

Open Project >

Open Example Project >

New Project

Project Name

Enter a name for your project and specify a directory where the project data files will be stored.

Project name:

Project location:

☒ Create project subdirectory

Project will be created at: E:/UVM_project/adder

New Project

Project Type

Specify the type of project to create.

- ☒ **RTL Project**
You will be able to add sources, create block designs in IP Integrator, generate bitstreams, and run synthesis and implementation.
 - ☒ Do not specify sources at this time
 - ☐ Project is an extensible Vitis platform
- ☐ **Post-synthesis Project**
You will be able to add sources, view device resources, run design analysis and reports, and generate bitstreams.

Default Part

Choose a default Xilinx part or board for your project.

Parts | Boards

[Reset All Filters](#)

Category:

Package:

Family:

Speed:

Search:

Part

xc7a200

xc7a200

All

Artix-7

Artix-7 Low Voltage

Defense-grade Artix-7Q

Defense-grade Kintex-7Q

LUT Elements

FlipFlops

134600

26920

134600

26920

Default Part

Choose a default Xilinx part or board for your project.

Parts | Boards

[Reset All Filters](#)

Category:

Package:

Family:

Speed:

Search:

Part	I/O Pin Count	Available IOBs	LUT Elements	FlipFlops
xc7a35tcpg236-2L	236	106	20800	4160
xc7a35tcpg236-1	236	106	20800	4160
xc7a35tcsg324-3	324	210	20800	4160



New Project Summary

-  A new RTL project named 'adder' will be created.
-  The default part and product family for the new project:
Default Part: xc7a35tcpg236-1
Product: Artix-7
Family: Artix-7
Package: cpg236
Speed Grade: -1

To create the project, click Finish




< Back

Next >

Finish

Cancel



Creating/Adding an RTL Design

- Add RTL Design
 - In the **Project Manager**, click **Add Sources**.
 - Select **Add or Create Design Sources**, then click **Next**.
 - Click **Create File**, select **Verilog** as the file type, name it **sim_adder.v**, and click **OK**.
 - **Finish** adding the file to the project.
- Open the newly created **sim_adder.v** file and add the Verilog code for a simple 2-bit adder.

ports Window Layout View Help Q- Quick Access

PROJECT MANAGER - adder

Sources

Search, Sort, Filter, Add, Refresh, 0

- Design Sources
- > Constraints
- Simulation Sources

Hierarchy Libraries Compile Order

Properties

Navigation, Settings

Project Summary

Overview | Dashboard

Settings Edit

Project name:	adder
Project location:	E:/UVM_project/adder
Product family:	Artix-7
Project part:	xc7a35tcpg236-1
Top module name:	Not defined
Target language:	Verilog
Simulator language:	Mixed



Add Sources

This guides you through the process of adding and creating sources for your project

- ☐ Add or create constraints
- ☒ Add or create design sources
- ☐ Add or create simulation sources



< Back

Next >

Finish

Cancel

Add or Create Design Sources



Specify HDL, netlist, Block Design, and IP files, or directories containing those file types to add to your project. Create a new source file on disk and add it to your project.



Use Add Files, Add Directories or Create File buttons below


Add Files

Add Directories

Create File

Add or Create Design Sources

Specify HDL, netlist, Block Design, and IP files, or directories containing those file types to add to your project. Create a new source file on disk and add it to your project.



Create a new source file and add it to your project.

File type: Verilog

File name: sim_adder.v

File location: <Local to Project>

? OK Cancel

- ☐ Scan and add
- ☒ Copy sources
- ☒ Add sources from subdirectories



< Back

Next >

Finish

Cancel

Add or Create Design Sources



Specify HDL, netlist, Block Design, and IP files, or directories containing those file types to add to your project. Create a new source file on disk and add it to your project.

+
−
↑
↓

	Index	Name	Library	Location
●	1	sim_adder.v	xil_defaultlib	<Local to Project>

Add Files

Add Directories

Create File

- ☐ Scan and add RTL include files into project
- ☒ Copy sources into project
- ☒ Add sources from subdirectories





< Back

Next >

Finish

Cancel





Creating/Adding an RTL Design (2)

```
// A simple 2-bit adder
module sim_adder ( a, b, sum);
input [1:0] a; // 2-bit input a
input [1:0] b; // 2-bit input b
output [2:0] sum; // 3-bit output sum
wire [2:0] sum;
assign sum = a + b; // Add inputs a and b
endmodule
```

PROJECT MANAGER - adder

Sources

Design Sources (1)

Non-module Files (1)

sim_adder.v

Hierarchy Libraries Compile Order

Source File Properties

sim_adder.v

☒ Enabled

General Properties

Project Summary x sim_adder.v * x

E:/UVM_project/adder/adder.srscs/sources_1/new/sim_adder

```
1 // A simple 2-bit adder
2 module sim_adder ( a, b, sum);
3   input [1:0] a; // 2-bit input a
4   input [1:0] b; // 2-bit input b
5   output [2:0] sum; // 3-bit output sum
6   wire [2:0] sum;
7   assign sum = a + b; // Add inputs a and b
8 endmodule
9
```

Create/Adding a Testbench File for Simulation

- In the **Project Manager**, click **Add Sources**.
- Select **Add or Create Simulation Sources** and click **Next**.
- Create a file named **adder_tb.v**, choose **Verilog**, and click **OK**.
- Open **adder_tb.v** and add the testbench code.
 - (The testbench provides the inputs to test different cases of the 2-bit adder and prints the results.)
 - REF: <https://medium.com/@techAsthetic/getting-started-with-rtl-design-using-xilinx-vivado-a-technical-guide-5a25ae03a594>

Add or Create Design Sources

Specify HDL, netlist, Block Design, and IP files, or directories containing those file types to add to your project, disk and add it to your project.

 Create Source File ✕

Create a new source file and add it to your project 

File type:

●

Verilog

▼

File name:

adder_tb.v

✕

File location:

 <Local to Project>

▼

?

OK

Cancel

Define a module and specify I/O Ports to add to your source file.

For each port specified:

MSB and LSB values will be ignored unless its Bus column is checked.

Ports with blank names will not be written.



Module Definition

Module name:

I/O Port Definitions

+
-
↑
↓

Port Name	Direction	Bus	MSB	LSB	
	input ▼	☐	0	0	



OK

Cancel

PROJECT MANAGER - adder

Sources

Design Sources

- sim_ad
- adder_tb

Hierarchy

Source File Properties

- adder_tb.v

Enabled

General

Source Node Properties... Ctrl+E

Open File Alt+O

Replace File...

Copy File Into Project

Copy All Files Into Project Alt+I

Remove File from Project... Delete

Enable File Alt+Equals

Disable File Alt+Minus

Move to Simulation Sources

Move to Design Sources

Hierarchy Update

Refresh Hierarchy

Project Summary x sim_adder.v x

E:/UVM_project/adder/adder.srscs/sources_1/n

```
1 // A simple 2-bit adder
2 module sim_adder ( a, b, sum);
3   input [1:0] a; // 2-bit input a
4   input [1:0] b; // 2-bit input b
5   output [2:0] sum; // 3-bit output
6   wire [2:0] sum;
7   assign sum = a + b; // Add input
8 endmodule
9
```

PROJECT MANAGER - adder


Sources

Design Sources (2)

- sim_adder (sim_adder.v)
- adder_tb (adder_tb.v)

Hierarchy Libraries Compile Order

The screenshot shows the 'Source File Properties' dialog box. The title bar contains the text 'Source File Properties' and standard window controls. The main area displays the file name 'adder_tb.v' with a blue circular icon to its left. To the right of the file name are navigation arrows (back, forward) and a settings gear icon. Below the file name, there is a checkbox labeled 'Enabled' which is checked. At the bottom, there are two tabs: 'General' (which is selected) and 'Properties'.



The screenshot shows the UVM Project Editor interface. At the top, the 'Project Summary' tab is active, showing the file 'adder_tb.v' with a close button. Below the tab, the file path is displayed: 'E:/UVM_project/adder/adder.srscs/sources_1/new/adder_tb.v'. A toolbar with various icons (search, save, undo, redo, cut, copy, paste, delete, comment, etc.) is visible. The main editor area shows the following Verilog code:

```
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //////////////////////////////////////
21
22
23 module adder_tb(
24
25 );
26 endmodule
27
```

Creating/Adding a Testbench for Simulation

```
`timescale 1ns/1ps
module adder_tb;
reg [1:0] a;
reg [1:0] b;
wire [2:0] sum;
// Instantiate the simple_adder module
sim_adder dut ( .a(a),
                .b(b),
                .sum(sum));

initial begin
// Initialize inputs
a = 2'b00;
b = 2'b00;

// Monitor changes to inputs and output
$monitor("Time: %0t | a: %b, b: %b, sum: %b", $time, a, b, sum);

// Stimulus for the test
#10 a = 2'b01;
b = 2'b01;
#10 a = 2'b10;
b = 2'b01;
#10 a = 2'b11;
b = 2'b11;
#10 $finish; // End simulation
end
endmodule
```


Simulating the RTL Design

Simulation

- In the **Flow Navigator**, under **Simulation**, click **Run Simulation** and select **Run Behavioral Simulation**.

Flow Navigator

PROJECT MANAGER

Settings

Add Sources

Language Templates

IP Catalog

IP INTEGRATOR

Create Block Design

Open Block Design

Generate Block Design

SIMULATION

[Run Simulation](#)

RTL ANALYSIS

> Open Elaborated Design

PROJECT MANAGER - adder

Sources

Design Sources (1)

adder_tb (adder_tb.v) (1)

dut : sim_adder (sim_adder.v)

Hierarchy

Libraries

Compile Order

Source File Properties

adder_tb.v

☒ Enabled

General

Properties

Tcl Console

Messages

Log

Reports

Design Runs

Messages

Constraints

Status

WNG

THO

WNG

THO

Flow Navigator

PROJECT MANAGER

Settings

Add Sources

Language Templates

IP Catalog

IP INTEGRATOR

Create Block Design

Open Block Design

Generate Block Design

SIMULATION

Run Simulation

RTL ANALYSIS

Open Elaborate Design

SYNTHESIS

Run Synthesis

PROJECT MANAGER - adder

Sources

Design Sources (1)

adder_tb (adder_tb.v) (1)

dut: sim_adder (sim_adder.v)

Hierarchy

Libraries

Compile Order

Source File Properties

adder_tb.v

☒ Enabled

General

Properties

Log

Reports

Design Run

▶

»

+

%

Status	WNS	TNS
Not started		
Not started		

Run Behavioral Simulation

Run Post-Synthesis Functional Simulation

Run Post-Synthesis Timing Simulation

Run Post-Implementation Functional Simulation

Run Post-Implementation Timing Simulation

Design Sources (1)

- adder_tb (adder_tb.v) (1)
 - dut: sim_adder (sim_adder.v)

hierarchy Libraries Compile Order

adder_tb.v

Enabled

General Properties

Run Simulation

Executing simulate step...

Background Cancel

```
12 a = 2'b00;  
13 b = 2'b00;  
14 // Monitor changes to inputs and outputs  
15 $monitor($time-999999999, a: %b, b: %b, s
```

Simulation

Console Messages Log Reports Design Runs x

⏏ ⏏ ⏏ ⏏ ⏏ ⏏ ⏏

ne	Constraints	Status	WNS	TNS	WHS	THS	TPWS	Total Power	Failed Routes	LUT	FF	BRAM	UF
adder_tb_1	adder_tb_1	Not started											

Thank You