


ASIC/FPGA Design and Verification


Part 1: FPGA Technology

Tuan Nguyen-viet

Design Abstraction Levels




ASIC Types




Basic Building Block


A gate array is logic gates that are pre-laid in matrix form on a chip.



Gate Arrays




Standard Cells



A standard cell is **group of transistor and interconnect structures**, which provides a boolean logic function (e.g., AND, OR, XOR, XNOR, inverters) ... A standard cell is a **pre-designed and pre-verified building block**. Standard cell libraries are a **set of cells that have common characteristics and physical layout**.

ASIC/FPGA Development




FPGA




ASIC


ASIC Design Flow



P-D-C-A: ASIC Design




ASIC Design Flow for a Specific Application



ASIC – Application Specific IC


ASIC Design Flow for an FPGA




PCB




FPGA based Chip Design Flow




FPGA based Design Flow



P-D-C-A: FPGA based Design



An Example Simulation Flow



FPGA vs ASIC

Comparable Items	Programmable based ASIC	vs	Std-cell/Gate-array based ASIC
	FPGA		ASIC
Time to Market	Fast		Slow
NRE	Low		High
Design Flow	Simple		Complex
Unit Cost	High		Low
Performance	Medium		High
Power Consumption	High		Low
Unit Size	Medium		Low

Thank You