ASIC/FPGA Design and Verification

Part 4: CMD Line (Cont'd)

Tuan Nguyen-viet

Functional Simulation

- As soon as a project is created in the Vivado Design Suite,
 - we can run behavioral simulation (see _P3).
- We can run functional and timing simulations on the design after successfully running synthesis and/or implementaton.



RTL Design Verification (see Slide _P3)



Vivado Design Suite User Guide

Logic Simulation

UG900 (v2022.1) April 21, 2022

Vivado Design Suite User Guide

Using Tcl Scripting

UG894 (v2022.1) June 8, 2022

Netlist Design Verification

C:\Users\Family>d:

D:\fpga_projects\adder\src>vivado -mode tcl



Vivado% write_verilog -mode funcsim s_adder_netlist.v D:/fpga_projects/adder/src/s_adder_netlist.v Vivado%

```
wire \sum OBUF[7] inst i 1 n 2 ;
`timescale 1 ps / 1 ps
                                          wire \sum OBUF[7] inst i 1 n 3 ;
                                          wire \sum OBUF[7] inst i 2 n 0 ;
(* NotValidForBitStream *)
                                          wire \sum OBUF[7] inst i 3 n 0 ;
module s adder
                                          wire \sum OBUF[7] inst i 4 n 0 ;
   (a,
                                          wire \sum OBUF[7] inst i 5 n 0 ;
    b,
                                          wire [3:3] \NLW sum OBUF[31] inst i 1 CO UNCONNECTED ;
    sum);
  input [31:0]a;
                                                                              .o(\sum obor[/] inst i Z i O //,
                                          IBUF \a IBUF[0] inst
                                                                       LUT2 #(
  input [31:0]b;
                                               (.I(a[0]),
                                                                         .INIT(4'h6))
  output [31:0] sum;
                                                .O(a IBUF[0]));
                                                                         \sum OBUF[7] inst i 3
                                          IBUF \a IBUF[10] inst
                                                                             (.IO(a IBUF[6]),
  wire [31:0]a;
                                               (.I(a[10]),
                                                                             .I1(b IBUF[6]),
  wire [31:0] a IBUF;
                                                .O(a IBUF[10]));
                                                                              .O(\sum OBUF[7] inst i 3 n 0 ));
  wire [31:0]b;
                                          IBUF \a IBUF[11] inst
                                                                       LUT2 #(
  wire [31:0]b IBUF;
                                               (.I(a[11]),
                                                                         .INIT(4'h6))
  wire [31:0] sum;
                                                .O(a IBUF[11]));
                                                                         \sum OBUF[7] inst i 4
  wire [31:0]sum OBUF;
                                          IBUF \a IBUF[12] inst
                                                                             (.IO(a IBUF[5]),
  wire \sum OBUF[11] inst i 1 n 0 ;
                                               (.I(a[12]),
                                                                             .I1(b IBUF[5]),
  wire \sum OBUF[11] inst i 1 n 1 ;
                                                .O(a IBUF[12]));
                                                                              .O(\sum OBUF[7] inst i 4 n 0 ));
                                          IBUF \a IBUF[13] inst
  wire \sum OBUF[11] inst i 1 n 2 ;
                                               (.I(a[13]),
  wire \sum OBUF[11] inst i 1 n 3 ;
                                                                       LUT2 #(
  wire \cum OBIIE[11] inct i 2 n 0 .
                                               .O(a IBUF[13]));
                                                                          .INIT(4'h6))
                                             IF \a TRIIF[14] inst
                                                                         \sum OBUF[7] inst i 5
     <sup>3</sup>C > Local Disk (D:) > fpga_projects > adder > src
                                                                            (.IO(a IBUF[4]),
                         \sim
      Name
                                                                              .I1(b IBUF[4]),
                                                                              .O(\sum OBUF[7]_inst_i 5 n 0 ));
         .Xil
                                                                       OBUF \sum OBUF[8] inst
      📓 adder_tb.v
                                                                             (.I(sum OBUF[8]),
      📓 s_adder.v
                                                                              .O(sum[8]));
                                                                       OBUF \sum OBUF[9] inst
      s_adder_netlist.v
                                                                             (.I(sum OBUF[9]),
     Nov vivadojo 2024
                                                                              .O(sum[9]));
      vivado.log
                                                                     endmodule
```



Nov, 18-20, 2024

UG900 (v2022.1) April 21, 2022 Vivado Design Suite User Guide: Logic Simulation www.xilinx.com 164

Send Feedback

compile_simlib -language verilog -dir {D:\ fpga_uvm \output_compiled_lib} -simulator questa -library unisim -family artix7

<u>compile_simlib</u>-language all -dir {D:\ fpga_uvm \output_compiled_lib}-simulator <u>questa</u> -library unisim -family artix7

Vivado% compile_simlib -language verilog -dir {D:\fpga_projects\output_compiled_lib} -simulator questa -library unisim family artix7 WARNING: [Vivado 12-5377] Language specific library compilation for IPs is not supported. By default, the libraries will be compiled for all languages. INFO: [Vivado 12-4753] Extracting data from the IP repository...(this may take a while, please wait)...

🔤 Command Prompt - vivado -mode tcl			—	×
*				_* ^
* unisim *	verilog unisims_ver	0	0	*
* unimacro *	verilog unimacro_ver	0	0	 *
* unifast *	verilog unifast_ver	0	0	*
*				-*



Verilog UNISIM Library

Verilog UNISIM Library

The Verilog UNISIM library is located at <Vivado_Install_Dir>/data/verilog/src/unisims.

In Verilog, the individual library modules are specified in separate HDL files.

This allows the -y library specification switch to search the specified directory for all components and automatically expand the library.

The Verilog UNISIM library does not have to be specified in the HDL file prior to using the module.

Verilog is case-sensitive, so ensure that UNISIM primitive instantiations adhere to an uppercase naming convention, for example, BUFG.

If you use precompiled libraries, use the correct simulator command-line switch to point to the precompiled libraries.

The following is an example for the Vivado simulator:

-L unisims_ver

REF: <u>https://adaptivesupport.amd.com/s/article/64052?language=en_US</u>

Verilog UNISIM Library

- The Verilog UNISIM library is located at *<Vivado_Install_Dir>/data/verilog/src/unisims*.
- In Verilog, the individual library modules are specified in separate HDL files.

This allows the -y library specification switch to search the specified directory for all components and automatically expand the library.

• The Verilog UNISIM library does not have to be specified in the HDL file prior to using the module.

Verilog is case-sensitive, so ensure that UNISIM primitive instantiations adhere to an uppercase naming convention, for example, BUFG.

• If you use precompiled libraries, use the correct simulator command-line switch to point to the precompiled libraries.

The following is an example for the Vivado simulator:

-L unisims_ver

REF: https://adaptivesupport.amd.com/s/article/64052?language=en_US

•

Simulator	Linux	Windows		
Modelsim	<pre>setenv MODEL_TECH <tool installation="" path=""> setenv LM_LICENSE_FILE <license file=""> setenv PATH \${MODEL_TECH}/bin:\$PATH</license></tool></pre>	<pre>set MODEL_TECH=<tool installation="" path=""> set LM_LICENSE_FILE=<license file=""></license></tool></pre>		
		set Path=%MODEL_TECH% \win32;%Path%		
Questa	<pre>setenv MODEL_TECH <tool installation="" path=""> setenv LM_LICENSE_FILE <license file=""> setenv PATH \${MODEL_TECH}/bin:\$PATH</license></tool></pre>	<pre>set MODEL_TECH=<tool installation="" path=""> set LM_LICENSE_FILE=<license file=""> cat Bath=#MODEL_TECH#</license></tool></pre>		
		<pre>\win32;%Path%</pre>		

Table 9: Environment Variable Setting for Third-Party Simulators

REF: UG900

```
[Library]
;others = $MODEL_TECH/../modelsim.ini
;
;
; VITAL concerns:
;
; The library ieee contains (among other decime)
```

```
vlib work
 2
   vmap work work
 3
 4
   # Compilation: -----
 5
   vlog adder tb.sv
 6
 7
   # Simulation: -----
                                       _____
   vsim -novopt -L unisims ver -coverage adder tb glbl
 8
 9
   add wave -r sim:/adder tb/*
10
11
   run -all
12
```

```
Command Prompt
D:\fpga projects\net adder>vsim -c -do vsim.do
Reading C:/questasim64 10.2c/tcl/vsim/pref.tcl
# 10.2c
 do vsim.do
  ** Warning: (vlib-34) Library already exists at "work".
 Modifying modelsim.ini
 QuestaSim-64 vlog 10.2c Compiler 2013.07 Jul 19 2013
 -- Compiling module s adder
 -- Compiling module adder tb
 Top level modules:
       adder tb
 vsim -L unisims ver -coverage -novopt adder tb glbl
 // Ouesta Sim-64
 // Version 10.2c Unknown Platform Jul 19 2013
 11
 // Copyright 1991-2013 Mentor Graphics Corporation
 // All Rights Reserved.
  11
 // THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
 // WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
 // LICENSORS AND IS SUBJECT TO LICENSE TERMS.
  11
 Refreshing D:/fpga projects/net adder/work.adder tb
 Loading sv std.std
# Loading work.adder tb
 Refreshing D:/fpga projects/net adder/work.s adder
```

Command Prompt	_		×
# Loading sv_std.std			
# Loading work.adder_tb			
# Refreshing D:/fpga_projects/net_adder/work.s_adder			
# Loading work.s_adder			
# Loading unisims_ver.IBUF			
# Loading unisims_ver.OBUF			
# Loading unisims_ver.CARR14			
# Loading work glbl			
# Loading work.gibi			
# ** Warning: (vsim-8634) Code was not compiled with coverage options.			
#			
# Time: 0 a: 0000000000000000000000000000000	000000	000000	90
000			
# Time: 10 a: 000000000000000000000000000000000	000000	000000	90
0010			
# Time: 20 a: 000000000000000000000000000000000	000000	9999999	90
0011			
# Time: 30 a: 000000000000000000000000000000000	000000	900000	90
0110			
# ** Note: \$finish : adder_tb.sv(26)			
# Time: 40 ps Iteration: 0 Instance: /adder_tb			
D:\fnga_nnoiocts\not_oddon\			
D. (Tpga_projects (net_adders)			

Thank You