ASIC/FPGA Design and Verification

Part 3: Using Command Line

Tuan Nguyen-viet





GUI (see Slide _P2)

Command Prompt - vivado

Microsoft Windows [Version 10.0.19045.5131] (c) Microsoft Corporation. All rights reserved.

C:\Users\Family>vivado

start_gui

Command Prompt
Microsoft Windows [Version 10.0.19045.5131]
(c) Microsoft Corporation. All rights reserved.
C:\Users\Family>vivado
start_gui
INF0: [Common 17-206] Exiting Vivado
C:\Users\Family>

RTL Design Verification

CMD Line

Tip: To add the Vivado tools path to your current shell/command prompt, run settings64.bat or settings64.sh from the <install_path>/Vivado/<version> directory.

Before we can run a script from the command line, we need to source the Vivado environment.

On **Windows** run the batch script from a command prompt:

C:/Xilinx/Vivado/<version>/settings64.bat

Replace " <version> " with a Vivado version, such as 2022.2.

REF: <u>https://docs.amd.com/r/en-US/ug892-vivado-design-flows-overview/Launching-the-Vivado-IDE-on-Windows</u>

View



```
⊒/*
// A simple 2-bit adder
module s adder ( a, b, sum);
input [1:0] a; // 2-bit input a
input [1:0] b; // 2-bit input b
 output [2:0] sum; // 3-bit output sum
wire [2:0] sum;
assign sum = a + b; // Add inputs a and b
endmodule
L*/
 `timescale 1ns / 1ps
// A simple 32-bit adder
module s adder (a, b, sum);
 input [31:0] a; // 32-bit input a
 input [31:0] b; // 32-bit input b
 output [31:0] sum; // 32-bit output sum
 reg [31:0] sum;
always @ (a or b) begin
         sum = a + b; // Add inputs a and b
end
endmodule
```

```
`timescale 1ns / 1ps
module adder tb;
 reg [31:0] a;
 reg [31:0] b;
wire [31:0] sum;
// Instantiate the simple adder module
∃s adder dut ( .a(a),
               .b(b),
               .sum(sum));
jinitial begin
// Initialize inputs
a = 32'b00;
b = 32'b00;
// Monitor changes to inputs and output
 $monitor("Time: %0t | a: %b, b: %b, sum: %b", $time, a, b, sum);
// Stimulus for the test
#10 a = 32'b01;
b = 32'b01;
#10 a = 32'b10;
b = 32'b01;
#10 a = 32'b11;
b = 32'b11;
#10 $finish; // End simulation
end
endmodule
```

View

PC > Local Disk (D:) > fpga_projects > adder > src	
Name	D
📓 adder_tb.v	1
📓 s_adder.v	1

Compilation

C:\Users\Family>d:

D:\>cd D:\fpga_projects\adder\

D:\fpga_projects\adder>xvlog ./src/s_adder.v ./src/adder_tb.v INFO: [VRFC 10-2263] Analyzing Verilog file "D:/fpga_projects/adder/src/s_adder.v" into library work INFO: [VRFC 10-311] analyzing module s_adder INFO: [VRFC 10-2263] Analyzing Verilog file "D:/fpga_projects/adder/src/adder_tb.v" into library work INFO: [VRFC 10-311] analyzing module adder_tb

D:\fpga_projects\adder>cd sim



D:\fpga_projects\adder\sim>xvlog ../src/s_adder.v ../src/adder_tb.v INFO: [VRFC 10-2263] Analyzing Verilog file "D:/fpga_projects/adder/src/s_adder.v" into library work INFO: [VRFC 10-311] analyzing module s_adder INFO: [VRFC 10-2263] Analyzing Verilog file "D:/fpga_projects/adder/src/adder_tb.v" into library work INFO: [VRFC 10-311] analyzing module adder_tb

D:\fpga_projects\adder\sim>_



Compiled Design Elaboration / Built Simulation

D:\fpga_projects\adder\sim>xvlog ../src/s_adder.v ../src/adder_tb.v INFO: [VRFC 10-2263] Analyzing Verilog file "D:/fpga_projects/adder/src/s_adder.v" into library work INFO: [VRFC 10-311] analyzing module s_adder INFO: [VRFC 10-2263] Analyzing Verilog file "D:/fpga_projects/adder/src/adder_tb.v" into library work INFO: [VRFC 10-311] analyzing module adder_tb

D:\fpga_projects\adder\sim>xelab -debug typical -top adder_tb -snapshot adder_tb_snapshot

D:\fpga_projects\adder\sim>xelab -debug typical -top adder_tb -snapshot adder_tb_snapshot

ilinx, Inc. All Rights Reserved.

/bin/unwrapped/win64.o/xelab.exe -debug typical -top adder_tb

-snapshot adder_tb_snapshot Starting static elaboration Pass Through NonSizing Optimizer Completed static elaboration Starting simulation data flow analysis Completed simulation data flow analysis Time Resolution for simulation is 1ps Compiling module work.s_adder Compiling module work.adder_tb Built simulation snapshot adder_tb_snapshot

D:\fpga_projects\adder\sim>

Simulation

D:\fpga_projects\adder\sim>xsim adder_tb_snapshot -R____

-R in command promt \Leftrightarrow run all in GUI TCL shell

```
D:\fpga_projects\adder\sim>xsim adder_tb_snapshot -R
```

```
D:\fpga_projects\adder\sim>_
```

Waveform

spi_cio	uk_genty 🖾 🔲 shi			
1	log_wave ·	-recursive *		
2	run all			
3	exit			
		📓 Save As		×
		$\leftarrow \rightarrow \checkmark \uparrow$ adder \rightarrow sim $\checkmark \circlearrowright$ Search sim		Q
		Organize 🔻 New folder		?
		Desktop ^ Name		۲ م
		Documents .Xil		1
		Downloads xsim.dir		1
		Music Adder_tb_snapshot.wdb		1
		Pictures 📄 webtalk.jou		1
		Videos 📄 webtalk.log		1
length : 36	5 lin Ln:3 Col:	Local Disk (C:) webtalk_7912.backup.jou		1
		webtalk_7912.backup.log		1.
				>
		File name: xsim_cfg.tcl		~
		Save as type: All types (*.*)		~
		∧ Hide Folders Save	Cancel	

Waveform (2)

D:\fpga_projects\adder\sim>xsim adder_tb_snapshot --tclbatch xsim_cfg.tcl

```
D:\fpga_projects\adder\sim>xsim adder_tb_snapshot --tclbatch xsim_cfg.tcl
```

Waveform (3)

D:\fpga_projects\adder\sim>xsim --gui adder_tb_snapshot.wdb_

Scope Sources _ 0 6 ? _ 🗆 🖸 Untitled 1* × Q 📕 ⊕ ⊖Q 💥 📲 🛛 🖊 🕨 🛨 🖅 👫 🗛 🖬 Q, ø ۲ Q, ¥ ø ~ Design 1 Name Name 🗸 📒 adder_tb [31:0] 10.000 ns 5.000 ns 10.000 ns15.000 ns 20.000 ns Name Value Add to Wave Window dut [31:0] > 😻 a[31:0] 0000000 00000000 00000001 Log to Wave Database um[31:0] > 😻 b[31:0] 00000000 0000000 00000001 Go to Source Code 00000006 00000000 00000002 > V sum[31:0] Go to Instantiation Source Code Set Current Scope To Active < > ~ > < =

SIMULATION - Simulation Result - adder_tb_snapshot.wdb



Thank You