

Summary of GUI Testbench


Tuan Nguyen-viet

```
always #5 clk = ~clk;
```

```
initial
begin
    // 1. Initialize testbench variables to 0
    clk <= 0;
    rstn <= 0;
    // 2. Drive rest of the stimulus
    #20 rstn <= 1;
    #80 rstn <= 0;
    #50 rstn <= 1;
    // 3. Finish the stimulus after 200ns
    #20 $finish;
end
```

#1: Verilog testbench file

Stimulus




#2: 'Add to List'

Stimulus

#3: writing .DO file

Stimulus



Thank You